UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/721,316	11/25/2003	Daniel Citron	IL920030047US1	7050

7590 05/24/2006

Stephen C. Kaufman
IBM Corporation
Intellectual Property Law Dept.
P.O. Box 218
Yorktown Heights, NY 10598

EXAMINER	
TSAI, SHENG JEN	
ART UNIT	**PAPER NUMBER**
2186	

DATE MAILED: 05/24/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/721,316	CITRON, DANIEL	
	Examiner	Art Unit	
	Sheng-Jen Tsai	2186	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *25 November 2003*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-26* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-26* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date *3/18/2005*.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

1. Claims 1-26 are presented for examination in this application (10,721,316) filed on November 25, 2003.

Acknowledgement is made to the Information Disclosure Statement received on March 18, 2005.

2. ***Objection -- Abstract***

The abstract of the Application recites "... memory addresses having an address length of **m1** bits." It appears that "**m1**" should be "$\mathbf{m_1}$" as recited in other instances of the abstract as well as the claims. Correction is required to maintain the consistency with the references to the same quantity by other instances of the disclosure.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless –
>
> (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-26 are rejected under 35 U.S.C. 102(b) as being anticipated by Citron et al. ("Creating a Wider Bus Using caching Techniques," Proceedings of the First IEEE Symposium on High-Performance Computer Architecture, January, 1995, pages 90-99).

As to claim 1, Citron et al. disclose **an integrated circuit device** [figures 1 and 2 show the devices; section 3.2.2 discusses "on-chip cache present" and a chip is an integrated circuit device], **comprising**:

a processing component [figures 1 and 2 show the components on the chip; the bus-expander is a component that mediates between a device with digital input and output such as a processor (page 91, section 2, Description, first paragraph)],

a cache [section 3.2.2 discusses "on-chip cache present;" compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph)], **which is arranged to store data for use by the processing component responsively to an addressing scheme based** [this is the inherent property of a cache memory] **on memory addresses having an address length of m_1 bits** [the bus expander maps an m-bit wide value into a smaller, n-bit wide value (page 91, section 2, Description, first paragraph); the information/value may be instructions, addresses or data (page 91, section 2, Description, second paragraph); compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph)]; **and**

first and second buses coupled between the processing component and the cache, the buses having bus widths of n_1 and n_2 bits, respectively, such that $n_1 < m_1$ [the bus expander having a split (Harvard) architecture so that data, addresses, instructions and instruction addresses are all stored separately (page 94, first paragraph), this necessitates the first (for data) and second (for address) buses; the bus expander maps an m-bit wide value into a smaller, n-bit wide value (page 91, section 2, Description, first paragraph), thus $n < m$],

the processing component and the cache each comprising a respective address bus expander coupled to the first bus [figures 1 and 2 illustrate this configuration] **so that each of the at least some memory addresses is transmitted over the first bus** [compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph)] **in one cycle of the first bus in order to compact at least some of the memory addresses for transmission over the first bus** [a bus expander translates a device-word that is to be communicated over a bus into information that can be transferred over the bus in a single bus cycle (page 91, section 2, Description, second paragraph)].

As to claim 2, Citron et al. teach that **the data comprise data words having a word length of m_2 bits stored at each address, such that $n_2 < m_2$, and wherein each of the processing component and the cache further comprises a respective second bus expander coupled to the second bus in order to compact at least some of the data words for transmission over the second bus so that each of the at least some of the data words is transmitted over the second bus in one cycle of the second bus** [the data portion is handled in exactly the same way as the address is handled, as explained in "As to claim 1;" our measurements show that locality is also present with data value (page 90, right column, third paragraph); the bus expander having a split (Harvard) architecture so that data, addresses, instructions and instruction addresses are all stored separately (page 94, first paragraph), this necessitates the first (for data) and second (for address) buses; the bus expander

maps an m-bit wide value into a smaller, n-bit wide value (page 91, section 2, Description, first paragraph), thus n < m; a bus expander translates a device-word that is to be communicated over a bus into information that can be transferred over the bus in a single bus cycle (page 91, section 2, Description, second paragraph)].

As to claim 3, Citron et al. teach that **the data words comprise data values for processing by the device, and wherein the processing component is arranged to load the compacted data words via the second bus from the cache for processing and to store the compacted data words via the second bus to the cache** [the data portion is handled in exactly the same way as the address is handled, as explained in "As to claim 1;" our measurements show that locality is also present with data value (page 90, right column, third paragraph); the bus expander having a split (Harvard) architecture so that data, addresses, instructions and instruction addresses are all stored separately (page 94, first paragraph), this necessitates the first (for data) and second (for address) buses; the bus expander maps an m-bit wide value into a smaller, n-bit wide value (page 91, section 2, Description, first paragraph), thus n < m; a bus expander translates a device-word that is to be communicated over a bus into information that can be transferred over the bus in a single bus cycle (page 91, section 2, Description, second paragraph); section 3.2.2 discusses "on-chip cache present;" compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph)].

As to claim 4, Citron et al. teach that **the data words comprise instructions for execution by the device, wherein the compacted words comprise compacted instructions, and wherein the processing component is arranged to fetch the compacted instructions via the second bus** [the instruction portion is handled in exactly the same way as the address/data is handled, as explained in "As to claim 1;" the bus expander having a split (Harvard) architecture so that data, addresses, instructions and instruction addresses are all stored separately (page 94, first paragraph), this necessitates the first (for data) and second (for address) buses; the bus expander maps an m-bit wide value into a smaller, n-bit wide value (page 91, section 2, Description, first paragraph), thus n < m; a bus expander translates a device-word that is to be communicated over a bus into information that can be transferred over the bus in a single bus cycle (page 91, section 2, Description, second paragraph); section 3.2.2 discusses "on-chip cache present;" compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph)].

As to claim 5, Citron et al. teach that **the address bus expander and the second bus expander are arranged to compact the memory addresses and the data words simultaneously, so as to transmit a compacted memory address and a compacted data word for storage at the memory address together in one cycle of the first and second buses** [figure 10 gives a breakdown of the hit ratio on the address-LUT and data-LUT (page 96, left column, first paragraph), which means that

both the address and data are handled simultaneously; a cycle hit occurs if, during a write cycle, both the address-LUT and data-LUT registered hits and a cycle miss occurs if either one registered a miss (page 93, right column, first paragraph)].

As to claim 6, Citron et al. teach that **the address bus expander and the second bus expander are arranged to compact the memory addresses and the data words by transmitting indices to values in respective tables held by the bus expanders, and wherein the cache is arranged to store at least some of the indices together with the data** [compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph); during compaction, part of the device-word is the input of the LUT and the output is an index of the LUT where device-word is contained (page 91, right column, first paragraph)].

As to claim 7, Citron et al. teach that **the address bus expander is arranged to compact each of the at least some of the memory addresses by dividing each of the memory addresses into at least first and second fields** [during compaction, the LUT is search for the high order bits by dividing these bits into two fields, a tag and a key (page 92, left column, first paragraph)], **storing values of the second field in a respective table such that the values in respective tables held by the address bus expander in the processing component and the address bus expander in the cache are identical, and if the second field of a memory address matches a value in the table, transmitting an index corresponding to the value over the first bus along with the first field in the one cycle of the bus** [the components of the set in

this LUT line are searched for a matching tag. If successful, the output is the key and the set number where the tag is found (page 92, left column, first paragraph)].

As to claim 8, Citron et al. teach that **the first field comprises a set of least significant bits (LSB) of the memory address, while the second field comprises a set of most significant bits (MSB) of the memory address** [compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph); the key, tag and low order bits are assembled to form the device-word (page 92, left column, first paragraph)].

As to claim 9, Citron et al. teach that **the at least first and second fields comprise a third field, and wherein the address bus expander is arranged to compact each of the at least some of the memory addresses by transmitting first and second indices corresponding to the values of the first and third fields, respectively, over the first bus along with the first field** [the key, tag and low order bits are assembled to form the device-word (page 92, left column, first paragraph). Note that the key and the tag belong to the high order bits field].

As to claim 10, Citron et al. teach that **the address bus expander in the processing component is arranged, when the second field of the memory address does not match any of the values in the table, to transmit both of the first and second fields over multiple cycles of the bus, and to cause the respective table of the bus expander to be updated in both the processing component and the cache** [when a compaction fails, the high order bit indicates this

fact. The LUT is updated so future references will not fail and the entire device-word must be passed to the receiver (page 92, left column, section 2.1, Processing a Miss, first paragraph)].

As to claim 11, Citron et al. teach that **the cache comprises lines of the data that are indexed according to the first field, each line containing a corresponding value of the second field, and wherein the address bus expander in the cache is arranged, upon receiving the index over the first bus** [compact the high-order bits of an address into a small number of bits representing the index of a cache-like device of the high-order bits of recently accessed addresses (page 90, right column, second paragraph)], **to retrieve the value of the second field from the table responsively to the index** [the components of the set in this LUT line are searched for a matching tag. If successful, the output is the key and the set number where the tag is found (page 92, left column, first paragraph)], **and wherein the cache is arranged to determine whether a cache hit has occurred by checking the retrieved value against the corresponding value of the second field in the line that is indexed by the first field** [a cycle hit occurs if, during a write cycle, both the address-LUT and data-LUT registered hits and a cycle miss occurs if either one registered a miss (page 93, right column, first paragraph)].

As to claim 12, Citron et al. teach that **the address bus expander is arranged to retrieve the value of the second field from the table simultaneously with retrieval of the data from the line in the cache that is indexed by the first field for transmission of the data over the second bus to the processing component** [a

cycle hit occurs if, during a write cycle, both the address-LUT and data-LUT registered hits and a cycle miss occurs if either one registered a miss (page 93, right column, first paragraph); figure 10 gives a breakdown of the hit ratio on the address-LUT and data-LUT (page 96, left column, first paragraph), which means that both the address and data are handled simultaneously; there are many needs for compaction of both data and address values (page 91, left column, first paragraph)].

As to claim 13, Citron et al. teach that **the cache that is coupled to the processing component by the first and second buses is a Level 1 (L1) cache, and further comprising a Level 2 (L2) cache, and third and fourth buses coupling the L2 cache to the L1 cache, the L1 cache and the L2 cache comprising further bus expanders coupled to at least one of the third and fourth buses** [page 96, section 3.2.5, On-Chip cache Parameters; Table 5 indicates that the same level of compaction is attained both between a L1 cache to memory (or L2 cache) and between a L2 cache to memory (page 97, left column, first paragraph)].

As to claim 14, refer to "As to claim 1" presented earlier in this Office Action.

As to claim 15, refer to "As to claim 2" presented earlier in this Office Action.

As to claim 16, refer to "As to claim 3" presented earlier in this Office Action.

As to claim 17, refer to "As to claim 4" presented earlier in this Office Action.

As to claim 18, refer to "As to claim 5" presented earlier in this Office Action.

As to claim 19, refer to "As to claim 6" presented earlier in this Office Action.

As to claim 20, refer to "As to claim 7" presented earlier in this Office Action.

As to claim 21, refer to "As to claim 8" presented earlier in this Office Action.

As to claim 22, refer to "As to claim 9" presented earlier in this Office Action.

As to claim 23, refer to "As to claim 10" presented earlier in this Office Action.

As to claim 24, refer to "As to claim 11" presented earlier in this Office Action.

As to claim 25, refer to "As to claim 12" presented earlier in this Office Action.

As to claim 26, refer to "As to claim 13" presented earlier in this Office Action.

Conclusion

5. Claims 1-26 are rejected as explained above.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-4244. The examiner can normally be reached on 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai
Examiner
Art Unit 2186

PIERRE BATAILLE
PRIMARY EXAMINER
5/18/06